This paper investigated the temperature effects on the performance of the AlGaN/GaN high electron mobility transistor (HEMT) with a 150 nm and 250 nm gate length on a SiC substrate over a temperature range of −40 to 150°C including experimental characterization, modelling and analysis by on-wafer measurements up to 50 GHz. All the DC and small signal parameter variations with ambient temperature on the same set of devices have been reported for the first time. The temperature coefficient of all the DC and small signal parameters as well as f t and f max were reported. Some of the extracted equivalent circuit parameters with the theoretical data of the evolution of electrical parameters and the relevant physical equations involved have been compared using the same biasing condition for further accuracy. The theoretical results are shown to be consistent with the extracted data. Some results are also experimentally verified with previous works cited in the paper. The results provide some valuable insights for the underlying physics of the device parameters affected by temperature.
Introduction
GaN is a wide band gap material with very high electric breakdown field [1] . It possesses high saturation electron velocity, high sheet carrier density, high electron mobility and low on-resistance [1] [2] . This semiconductor is an excellent material for high-power, high frequency, high temperature applications [3] [4] . GaN devices grown on SiC substrate benefit from high resistivity (1-30 kΩ cm) and high thermal conductivity (4.9 W cmK) of the SiC substrate preventing excessive heating [5] . The lattice mismatches of GaN on the SiC substrate is only 3.1% as compared to Si (16.9%) and sapphire (13%), making the GaN crystal quality far better on SiC [6] . As the thermal conductivity of SiC is about 10 times that of sapphire, GaN devices on SiC promise much higher power densities and potential for high temperature operation than GaAs, Si, and SiGe devices [7] [8] [9] . However, sapphire is more cost effective than SiC.
GaN devices can handle 250°C junction temperatures, up to 100 times more power density than Si devices and high voltage capability. The GaN devices on SiC show the best figures of merit (FOM) as compared to the other candidate materials [10] . Accounting for the favoured advantages of GaN HEMT we have therefore investigated its temperaturedependent behaviour. Reports [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] have emerged in recent years showing temperature dependent studies of GaN HEMTs on different substrates. Darwish et al [12] reported that the temperature-dependence of I ds is shown to be negative while the pinch-off voltage is very weak. Gaska et al [13] proclaimed that the I ds and transconductance g m are decreased with elevated temperature. Horcajo et al [14] proposed a method to estimate channel temperature and thermal resistance. Husna et al [15] show that maximum drain current and extrinsic transconductance decreased linearly with temperature. Perez-Tomas et al [16] reported some DC parameters such as I ds and g m of the GaN transistor at elevated temperatures. Furthermore, there are reports [17] [18] showing the temperature effect on some DC parameters of different GaN HEMTs. Darwish et al [19] reported the variations of only some small signal parameters with temperature on GaN/ SiC HEMT such as g m , C ds , R ds , C dg , C gs , and R g . Liu et al [20] shows some small signal parameters based on constant current biased for noise figure analysis of GaN/Si HEMTs. Reports [21] [22] [23] also provide some small signal parameters data at different temperatures.
In a previous conference paper [10] we reported some preliminary measurement results on the temperature effect of some DC and small signal circuit parameters of 250 nm GaN/ SiC HEMT. Currently there is no report providing all of the DC and equivalent circuit parameters (ECPs) over temperature on the same devices (not using different transistors fabricated at different laboratories), especially GaN/SiC HEMT. For these purposes MMIC designers need a complete set of DC and ECPs data with temperature using the same set of devices in order to predict an accurate design. In this paper we present a complete set of data and analysis of all of the DC and ECPs including f t and f max for GaN on SiC HEMTs over the temperature range of −40 to 150°C using on-wafer measurements up to 50 GHz. To our knowledge, this is the first time that all of the device parameters have been extracted, analyzed and compared using the same set of devices with different gate lengths. The temperature coefficients (TC's) of the DC and ECPs were carefully extracted and compared. In addition we have established the link between the evolution of the electrical parameters used in the design of the device circuits and the relevant physical equations involved. The devices under test have been measured at room temperature at the beginning and at the end of the study and identical electrical results have been obtained. These results are important in meeting the circuit design specifications' challenges over a wide range of temperature and frequency.
Device structure and fabrication
The epitaxial structure of the GaN HEMTs studied in this work was grown on a SiC substrate using MOCVD technology [24] . The AlGaN/GaN heterostructure consists of 25 nm undoped AlGaN (25.3% Al) on 1.5 μm thick undoped GaN buffer layer grown on a 400 μm thick SiC substrate. A 0.3 μm thick graded AlN nucleation layer was grown between the GaN buffer and SiC substrate. The whole structure is capped with a 5 nm thick GaN layer. Source and drain ohmic contacts were formed by Ti (12 nm)/Al (200 nm)/Ni (40 nm)/Au (1000 nm) evaporation and alloyed at 900°C. The ohmic contact resistance R t was about 0.36 Ω.mm determined by TLM method. The Schottky mushroom gate was formed by Pt/Ti/Pt/Au and devices were passivated using Si 3 N 4 with a thickness of 240 nm [25] . The transistors have a dual gate finger each with (100 μm×0.25 μm) and a device with four gate fingers each with (50 μm×0.15 μm). The fabrication of the device has been carried out at the University of Lille (IEMN).
Measurements and modelling
On-wafer S-parameter measurements have been carried out at eight different temperatures of −40, −25, 0, 25, 50, 75, 125 and 150°C over the frequency range from 45 MHz to 50 GHz using HP8510C VNA controlled by the keysight's IC-CAP [26] . The specific temperature of the device is introduced by means of creating an ambient temperature through the wafer chuck. The Temptronic TP03200A control unit together with the temperature control wafer chuck is integrated with the VNA. The position of the probes needs to be in very close contact with the chuck so it can be heated or cooled depending on the chuck temperature. At each temperature change, the probes need to be in a very close position (at the temperature of interest) for at least 30 min to provide the probes with enough time to gain the same temperature as the chuck. Then the probes are moved to the calibration substrate very quickly for the calibration to be performed within a maximum of a few minutes for which the probes' characteristics don't change at the temperature of interest. This prevents errors in the temperature-dependent measurements. The overall expected error in the provided temperature is about 2-3% [27]. The measured data is then used to extract all of the device parameters as shown in figure 1 
are independent of the biasing condition. Two different operating conditions are needed to extract the extrinsic parameters: off-state (V ds =0 and V gs =0) and strong pinchoff (where V ds =0 and V gs =−8 V which is much lower than the pinch-off voltage V p ). The measured off-state S-parameters via IC-CAP are then converted to Z parameters for the computation of inductances and resistances. For the extraction of parasitic capacitances C pg and C pd , the cold or pinch-off bias condition is followed. The intrinsic elements (g mo , R ds , C gs , C gd , C ds , R i , τ) are bias dependent and hence are required to be extracted at hot biasing conditions (V gs =−4.8 V and V ds =15 V). An automated parameter extractions procedure was developed and written in the keysight's IC-CAP using Parameter Extraction Language (PEL) [26] . Therefore, direct equivalent circuit parameters (ECPs) extractions can be achieved right after the on-wafer S-parameter measurements at various biasing points. These extracted parameters are then used in the equivalent circuit model using keysight's Advanced Design System (ADS) [29] simulation and these data are compared with the measured results to validate the small signal model at all temperatures as illustrated in figure 2 .
The most significant temperature dependent properties of semiconductor devices are band-gap of the material, electron saturation velocity, electron mobility, built-in potential, barrier height, dielectric constants and specific contact resistance. The variation of band-gap energy with temperature, E gap (T) can be expressed as [30] E
where E gap (T 0 ) is band gap energy at reference temperature, α and β are the fitting parameter characteristics of a given material. The change in the Schottky barrier height and surface potential with temperature can be expressed in terms of built-in potential, V bi as [10]
where m is a fitting parameter between 0 and 1. Similarly the temperature variation of device parameters such as the electron saturation velocity, dielectric constant and the specific contact resistance can be expressed as [10]
where P(T 0 ) is the reference temperature parameter T 0 in°C, B is the temperature coefficient in units per degree. The linear format of the equation (3) allows us to calculate the slope, B for the DC and equivalent circuit parameters with temperatures and to predict the behaviour of the extracted parameters with temperatures.
Results and analysis

DC and RF results at room temperature
The transfer and transconductance characteristics of the 0.25×200 μm 2 and 0.15×200 μm 2 GaN HEMTs are represented in figure 3 . The saturation current I dss is about 0.93 A mm −1 and 1.07 A mm −1 at V ds of 15 V, respectively. The maximum extrinsic transconductance g m is about 255 mS mm −1 and 280 mS mm −1 and the maximum drain current I ds(max) is about 140 mA mm −1 and 270 mA mm
with the biasing point V gs =−4.8 V and V ds =15 V, respectively. The threshold voltage V T is about −5.6 V and −6.0 V at the drain bias V ds of 15 V. Differences are observed; most notably that the shorter gate length device shows higher output current I ds and transconductance g m at the same biasing condition. The thickness of the barrier layer, device geometry, and shorter source-to-gate spacing L SG could affect the transconductance behaviour [31] . Figure 4 illustrates the measured cut-off frequency f t of 42 and 50 GHz, the maximum frequency f max of 100 and 121 GHz for the 250 nm and 150 nm gate device, respectively, were determined by extrapolation of the h 21 and MSG/MAG data at −20 dB/decade. It can be seen that the shorter gate length L G device shows higher cut-off frequency f t .
Temperature-dependent DC characterization
The degradation of the maximum output current I ds(max) with temperature as illustrated in figure 5 is due to the temperature- dependence of the 2-DEG sheet charge density n s and saturation velocity v sat [12] . The degradation of I ds (max) in this work is in agreement with the results of Horcajo et al [14] and Husna et al [15] . The effective electron velocity under the gate with temperature, v eff instead of v sat , was estimated from the cut-off frequency f t (discussed later in this paper) and can be used as an empirical parameter as illustrated in figure 6 and
The 2-DEG sheet carrier density n s with temperature is illustrated in figure 7 and can be estimated [32] as
where ε s is the semiconductor dielectric constant and its temperature coefficient is~10 −4 /°C, the barrier layer thickness d AlGaN is 25 nm, V gs is −4.8 V, V T is the threshold voltage from figure 9. The estimated temperature-dependent sheet carrier density n s in this work shows a similar trend with the results in [33] . The degradation of extrinsic transconductance g m with temperature is similar to that of I ds as depicted figure 8 caused by the reduction of saturation velocity v sat and subsequently agrees with recent published work [14] - [15] . The other factors contributing to the decline of the transconductance are the interface roughness scattering, hot phonon scattering and nonlinear increase in source or gateresistance with the drain-source current [31] .
The threshold voltage V T shifts positively with temperature at constant V ds =15 V as depicted in figure 9 and agrees with previously published work [34] . It is due to the increasing trend of series resistance of the device with temperature, as illustrated in figure 10 . The voltage drop on series resistance modifies the source-gate potential in such a way that the conductive path for the electron is being pinched off [34] . On the other hand, Kuzmik et al [34] reported that the HEMT threshold voltage change is due to the changes of temperature in the 2-DEG sheet carrier concentrations n s and the Schottky barrier height f b . The measured data in figure 9 indicates a temperature variation of V T of about 1.95 mV°C 
Temperature-dependent RF characterization
This section presents the extraction of equivalent circuit parameters (ECPs) from S-parameter measurements for the GaN/SiC HEMT, as this is very useful for the development and improvement of design and fabrication processes. Few attempts have been made to extract and test the validity of such models over a wide range of bias points [35] [36] [37] . A key difficulty is the extraction of the equivalent circuit parameters with three major targets: (1) a well understood small signal parameter extraction procedure (2) extended to a temperaturedependent model (3) and comparison of these results to other competitive technologies such as well established GaAs. For this purpose, we chose Dambrine et al's [28] small signal model to extract and test the validity of this model over a wide range of temperature. The extrinsic device parameters are first extracted followed by the intrinsic parameters at V gs =−4.8 V and V ds =15 V during the development of a temperature-dependant small-signal model. The theoretical estimation of some device parameters is based on the crosssectional view of the operation of a GaN HEMT under a common source configuration (figure 11). The parasitic capacitances and inductances showed minimum temperature sensitivity as illustrated in figures 12 and 13 respectively. The pad capacitances (C pg and C pd ) are determined by the sizes of the probing pads of the devices. Parasitic inductances (L g , L d and L s ) arise primarily from metal contact pads deposited on the device surface. For short gate length devices, the gate inductance L g is usually the largest of the three. The terminal resistances R s , R g and R d vary linearly with temperature as shown in figure 14 . This change with temperature is mainly due to the variation of the conductivity of the metallization and the semiconductor material. Among the three terminal resistances, R g shows the lowest value because it only consists of metallization, whereas R s and R d are related to metallization as well as the semiconductor access resistances. R d shows the highest value as the distance from gate to drain is 3 to 4 times longer than the distance from gate to source in HEMTs [30] . The increasing trend of the terminal resistances R s , R g and R d are very close to the work [20] at elevated temperatures.
Figures 15 to 17 illustrate the temperature-dependence of the intrinsic capacitances of the devices under test in this work. The intrinsic capacitances C gs and C gd are associated with the depletion region underneath the gate. As the bias changes the width of the depletion region, C gs and C gd will increase or decrease accordingly. The gate-to-source capacitance C gs is one of the few parameters that reduce when the temperature is elevated ( figure 15 ) and follows the results of published work [33] . However, this reduction is small and possibly due to the reduction of charge under the gate.
The magnitude of gate-drain capacitance C gd (figure 16) is relatively low and the slight increase with temperature is close to the work of [20] . This is due to the reduced charge confinement which may indicate a link between the C gd increase and C gs decrease [19] . Since the charge in the depletion region is shared between C gs and C gd these two parameters can be given by [30] 
where 0.1X (T)/L G 0.5 depends on gate length L G and X is the depletion extension towards the drain end ( figure 11) .
The C ds is included in the equivalent circuit on account of the geometric capacitance effects between the source and drain electrodes. The depletion width, device geometry and material used for the substrate will affect the value of C ds where it has a positive trend with temperature ( figure 17) and agrees with the published work [21] . The output resistance R ds shows an increasing trend with temperature and agrees with the publish work [20] as shown in figure 18 . It is desirable to have a device with extremely high output resistance R ds , or equivalently, low output conductance g ds . R ds is an important parameter that directly influences power added efficiency (PAE) and output power (P out ). The increase in R ds with temperature reduces the decline of power efficiency and P out with temperature [19] .
The input resistance R i also shows an increasing trend with temperature as illustrated in figure 19 . The input resistance R i represents the intrinsic resistance under the gate between the source and the channel. It is included primarily to improve the matching of the input reflection S 11 . The input matching resistance R i under the gate can be expressed as [30] R T v T L T I T temperature-dependence of R i in this work agrees with both theoretical and published work [21] .
The reduction of intrinsic transconductance g mo is linear with respect to temperature as depicted in figure 20 and agrees with the published work [20] . This intrinsic transconductance of a device is one of the most important indicators of the device quality for microwave and millimetre wave applications. The value of g mo changes with the gate bias which limits the large signal operation at high frequency and high power linearity. A device with high transconductance will provide greater gains and superior high frequency performance. The source terminal resistance R s degrades the magnitude of g mo in the saturation region [30] . The intrinsic time delay τ shows an increasing trend with elevated temperature as depicted in figure 21 . The magnitude of τ changes with the charging rate of the depletion layer in the saturation region and it decreases with the increase in the negative gate voltage. One can derive an expression for τ by considering the charging time of the depletion region where the electrons are travelling at their scatter-limited velocity and can be given as
Both measured and theoretical data for the intrinsic delay time, τ shows an increasing trend with elevated temperature (figure 21) suggesting a longer time delay. The reported [22] data for τ follow the same trend but it shows much less temperature-dependence. In the calculation of τ in equation (9) in order to use the same biasing conditions (V gs =−4.8 V, V ds =15 V) we have used the values of v eff from figure 6 instead of v sat . The reduction of cut-off frequency f t and maximum oscillation frequency f max is also linear with temperature as represented in figures 22 and 23 and agrees with the published work [20, 23] which is dominantly caused by the degradation of intrinsic transconductance g mo . To achieve high f t and f max , the transistor's transconductance should be high and all other elements of the equivalent circuit should be as small as possible [31] . The temperature coefficients of small signal parameters studied in this work are extracted using the linear relationship given in equation (3) and is shown in table 2. It is observed that the magnitude of most of these parameters increases with rising temperature showing a positive temperature coefficient except for the intrinsic gate-source capacitance and transconductance which showed negative temperature coefficients. The temperature-dependent smallsignal model is well validated with the measured results of both AlGaN/GaN/SiC HEMT studied in this work as represented in figure 24 . The good agreement between the modelled and the measured data confirms the actual device representation up to 50 GHz. For further accuracy, the theoretical data of the evolution of electrical parameters and the relevant physical equations involved have been compared with some of the extracted ECPs, using the same biasing condition. The theoretical results are shown to be consistent with the extracted ECPs from S-parameter measurements over a wide range of temperature providing an effective means for analysing these devices.
The devices DC and small signal parameters as a function of ambient temperature suggest that the GaN HEMTs fabricated on SiC substrate have good characteristics with respect to temperature. However one also needs to study the variation of the device parameters in terms of channel temperature where the device shows self-heating due to high biasing. The devices studied in this work indeed show the self-heating phenomena at higher values of input applied voltage (V gs =0 V, −1 V) as shown in figure 25 .
However, we presented all the DC and small signal data at the operating biasing condition (V gs =−4.8 V and V ds =15 V, i.e., at the device peak g m ) where the device selfheating is minimum. In fact we have measured the device self heating at V gs =0 V combining the DC method described in Horcajo et al [14] and Kuzmik et al [34] . We found that the value of thermal resistance R TH is only 7.5°C mm W −1 and 7.1°C mm W −1 for the 150 nm and 250 nm gate length devices, respectively, using the data from figure 26 .
Using the data from figure 26, one can easily determine the channel temperature and represent the device parameters as a function of temperature at the intended biasing condition. However, as mentioned earlier, at the biasing condition used in this work the effect of self-heating is minimal.
Conclusion
We have reported the thermal behaviour of GaN HEMTs grown on a SiC substrate and deduced various thermal coefficients of device DC and small signal parameters. Two GaN-based HEMT devices having gate dimensions (2×100 μm)×0.25 μm (first) and (4×50 μm)×0.15 μm (second) are investigated in order to establish a detailed understanding of the capabilities of this technology. The same extraction method was applied for both GaN HEMTs, so that an effective comparison can be made between the two devices. Various thermal coefficients of device parameters have been extracted which has not been studied before using the same set of devices. The results of this work agree qualitatively not quantitatively with the published works due to the differences in device geometry and technology. Most of the DC parameters show negative temperature coefficients except for the threshold voltage and series resistance. Among all of the DC parameters, the threshold voltage shows the least temperature sensitivity. However, on the other hand, most of the small signal parameters show positive temperature coefficients except for the intrinsic transconductance and gatesource capacitance, where the latter shows the lowest temperature sensitivity amongst all of the small signal parameters. The principle of degradation or elevation of the DC and RF temperature-dependent characteristics of the devices in this work indicated good temperature stability for GaN devices providing valuable insights for future design optimizations of advanced GaN-based MMICs.
